IEEE HOME { SEARCH IEEE { SHOP } WEB ACCOUNT { CONTACT IEEE



Publications/Services Standards Conferences Careers/Jobs

Welcome United States Patent and Trademark Office



Help FAQ Terms IEEE Peer Review

Quick Links

» Search

Valcone la EEE *Xalore*

- O- Home
- O-What Can 1 Access?
- O- Lag-out

Tables of Contents

- O- Journals & Magazines
-)- Conference **Proceedings**
- O- Standards

Search

- O- By Author
- O- Basic
- Advanced
- CrossRef

Member Services

- O- Join IEEE
- > Establish IEEE Web Account
- Access the IEEE Member Digital Library

Or Access the IEEE Enterprise File Cabinet

Print Format

Your search matched 3 of 1134355 documents.

A maximum of 500 results are displayed, 15 to a page, sorted by Relevan: Descending order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

((programmable delay) or (adjustable delay)) and (int

Search

Check to search within this result set

Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

1 A high-speed programmable CMOS interface system combining D/. conversion and FIR filtering

Henriques, B.G.; Franca, J.E.;

Solid-State Circuits, IEEE Journal of, Volume: 29, Issue: 8, Aug. 1994 Pages:972 - 977

[Abstract] [PDF Full-Text (548 KB)] IEEE JNL

2 A high-throughput 5 Gbps timing and jitter test module featuring localized processing

Hafed, M.M.; Chan, A.H.; Duerden, G.; Pishdad, B.; Tam, C.; Laberge, S.; Roberts, G.W.;

Test Conference, 2004. Proceedings. International, 26-28 Oct. 2004. Pages:728 - 737

[Abstract] [PDF Full-Text (1008 KB)] **IEEE CNF**

3 A 16ps-resolution Random Equivalent Sampling circuit for TDR util a Vernier time delay generation

Donghwan Lee; Jinho Sung; Jaehong Park;

Nuclear Science Symposium Conference Record, 2003 IEEE, Volume: 2 25 Oct. 2003

Pages:1219 - 1223 Vol.2

[Abstract] [PDF Full-Text (546 KB)] IEEE CNF